Browse Source

update config and describe current build

We locally add Intel's new microcode package, currently under review
upstream here:

https://review.coreboot.org/#/c/blobs/+/23315/
pull/11/head 0.0.4
Martin Kepplinger 6 years ago
parent
commit
65038d5525
2 changed files with 5 additions and 1 deletions
  1. +1
    -1
      README.md
  2. +4
    -0
      cb9f55ec38.config

+ 1
- 1
README.md View File

@ -18,7 +18,7 @@ See our [releases](https://github.com/merge/coreboot-x230/releases)
That's the preferred way to use coreboot. The git revision we use is always included in the release. That's the preferred way to use coreboot. The git revision we use is always included in the release.
### Intel microcode ### Intel microcode
* revision `1c` from 2015-02-26 (Intel package [20171117](https://downloadcenter.intel.com/download/27337) added by us; not yet in coreboot upstream)
* revision `1f` from 2018-03-12 (Intel package [20180312](https://downloadcenter.intel.com/download/27591) added by us; not yet in coreboot upstream)
### SeaBIOS ### SeaBIOS
* version [1.11.0](https://seabios.org/Releases#SeaBIOS_1.11.0) from 2017-11-10 (part of coreboot upstream) * version [1.11.0](https://seabios.org/Releases#SeaBIOS_1.11.0) from 2017-11-10 (part of coreboot upstream)


35972def1d.config → cb9f55ec38.config View File

@ -20,6 +20,7 @@ CONFIG_USE_OPTION_TABLE=y
CONFIG_COMPRESS_RAMSTAGE=y CONFIG_COMPRESS_RAMSTAGE=y
CONFIG_INCLUDE_CONFIG_FILE=y CONFIG_INCLUDE_CONFIG_FILE=y
CONFIG_COLLECT_TIMESTAMPS=y CONFIG_COLLECT_TIMESTAMPS=y
# CONFIG_TIMESTAMPS_ON_CONSOLE is not set
CONFIG_USE_BLOBS=y CONFIG_USE_BLOBS=y
# CONFIG_COVERAGE is not set # CONFIG_COVERAGE is not set
# CONFIG_UBSAN is not set # CONFIG_UBSAN is not set
@ -153,6 +154,7 @@ CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
CONFIG_DRIVERS_PS2_KEYBOARD=y CONFIG_DRIVERS_PS2_KEYBOARD=y
# CONFIG_PCIEXP_L1_SUB_STATE is not set # CONFIG_PCIEXP_L1_SUB_STATE is not set
# CONFIG_NO_POST is not set # CONFIG_NO_POST is not set
CONFIG_SMBIOS_ENCLOSURE_TYPE=0x09
CONFIG_BOARD_ROMSIZE_KB_12288=y CONFIG_BOARD_ROMSIZE_KB_12288=y
# CONFIG_COREBOOT_ROMSIZE_KB_64 is not set # CONFIG_COREBOOT_ROMSIZE_KB_64 is not set
# CONFIG_COREBOOT_ROMSIZE_KB_128 is not set # CONFIG_COREBOOT_ROMSIZE_KB_128 is not set
@ -386,6 +388,7 @@ CONFIG_ARCH_ARMV8_EXTENSION=0
# CONFIG_ARCH_ROMSTAGE_POWER8 is not set # CONFIG_ARCH_ROMSTAGE_POWER8 is not set
# CONFIG_ARCH_RAMSTAGE_POWER8 is not set # CONFIG_ARCH_RAMSTAGE_POWER8 is not set
# CONFIG_ARCH_RISCV is not set # CONFIG_ARCH_RISCV is not set
# CONFIG_ARCH_RISCV_COMPRESSED is not set
# CONFIG_ARCH_BOOTBLOCK_RISCV is not set # CONFIG_ARCH_BOOTBLOCK_RISCV is not set
# CONFIG_ARCH_VERSTAGE_RISCV is not set # CONFIG_ARCH_VERSTAGE_RISCV is not set
# CONFIG_ARCH_ROMSTAGE_RISCV is not set # CONFIG_ARCH_ROMSTAGE_RISCV is not set
@ -525,6 +528,7 @@ CONFIG_SMBIOS_PROVIDED_BY_MOBO=y
CONFIG_INTEL_INT15=y CONFIG_INTEL_INT15=y
CONFIG_INTEL_GMA_ACPI=y CONFIG_INTEL_GMA_ACPI=y
# CONFIG_INTEL_GMA_SSC_ALTERNATE_REF is not set # CONFIG_INTEL_GMA_SSC_ALTERNATE_REF is not set
# CONFIG_INTEL_GMA_SWSMISCI is not set
CONFIG_GFX_GMA=y CONFIG_GFX_GMA=y
CONFIG_GFX_GMA_CPU="Ivybridge" CONFIG_GFX_GMA_CPU="Ivybridge"
CONFIG_GFX_GMA_CPU_VARIANT="Normal" CONFIG_GFX_GMA_CPU_VARIANT="Normal"

Loading…
Cancel
Save